Abstract. Circuits play a fundamental role in the theory of linear programming due to their intimate connection to algorithms of combinatorial optimiziation and the efficiency of the Simplex method. We are interested in better understanding the properties of circuit walks in integral polyhedra. In this paper, we introduce a hierarchy for integral polyhedra based on different types of behavior exhibited by their circuit walks. Many problems in combinatorial optimization fall into the most interesting categories of this hierarchy -steps of circuit walks in the associated polyhedra only stop at integer points, at vertices, or follow actual edges. We classify several classical families of integral polyhedra within the hierarchy, including 0/1-polytopes, polyhedra defined by totally unimodular matrices, and more specifically matroid polytopes, transportation polytopes, and partition polytopes. Finally, we prove several equivalent characterizations of the non-degenerate polytopes that appear in the bottom level of the hierarchy where all circuit walks are edge walks, showing that such polytopes constitute a generalization of the n-parallelotope which we call the (n, d)-parallelotope.
Introduction
The search for a polynomial pivot rule for the Simplex method is one of the fundamental open questions in linear programming. It motivates the studies of the combinatorial and circuit diameters of polyhedra. The combinatorial diameter of a polyhedron is the maximum number of edges necessary to connect any pair of vertices by a walk. It is a lower bound on the best-case performance of the Simplex method, no matter which pivot rule is applied. In particular, if one can find an n-dimensional polyhedron with f facets with a diameter super-polynomial in f and n, then the existence of a polynomial pivot rule for the Simplex algorithm would be disproved. While this is a classical field of study, there remain many open questions.
One of the attempts to gain a better understanding of the behavior of edge walks in polyhedra is the study of circuit walks. Circuit walks, and the associated circuit diameter, generalize the concept of walking along the edges of a polyhedron to walking along its circuits, taking steps of maximal length. We introduce some notation [7, 8] :
Given a polyhedron P = {x ∈ R n : Ax = b, Bx ≤ d}, the set of circuits of P , denoted C(A, B), consists of those g ∈ ker(A) \ {0} normalized to coprime integer components for which Bg is support-minimal over the set {Bx : x ∈ ker(A) \ {0}}. It can be shown that this set of circuits consists of all potential edge directions of P as the right-hand side vectors b and d vary [16] . The circuits of a polyhedron also appear as elementary vectors in the literature [24] .
As a generalization of the edge directions of the polyhedron, C(A, B) serves as an optimality certificate for the linear program LP = min{c T x : x ∈ P } [16] . That is, if v is a vertex of P that is not an optimal solution of LP, there exists a circuit g ∈ C(A, B) such that c T (v + αg) < c T v for some α > 0 where v + αg ∈ P . Hence, if v * is an optimal vertex solution of LP, there exists a circuit walk from v to v * in P as defined below.
Definition 1. Let P = {x ∈ R n : Ax = b, Bx ≤ d} be a polyhedron. For two vertices v (1) , v (2) of P , we call a sequence v (1) = y (0) , . . . , y (k) = v (2) a circuit walk of length k if for all i = 0, . . . , k − 1 we have:
1. y (i) ∈ P , 2. y (i+1) = y (i) + α i g (i) for some g (i) ∈ C(A, B) and α i > 0, and 3. y (i) + αg (i) is infeasible for all α > α i .
If y (i) is a vertex of P for all i = 0, . . . , k, we call the circuit walk a vertex walk. If y (i) has integer components for all i = 0, . . . , k, we call the circuit walk integral (and non-integral otherwise).
Informally, circuit walks follow circuit directions and take steps of maximal length. In particular, these steps may go through the interior of a polyhedron. They are defined to start and terminate at vertices. Note that edge walks are special circuit walks. Hence, by traveling from vertex to vertex along the edges of a polyhedron, the Simplex method finds an optimal solution to a linear program by performing a special circuit walk.
There are many other settings in mathematical programming where algorithms take steps along circuits, construct circuit walks, or use circuits as an optimality certificate [1, 2, 3, 12, 14] . For example, the computation of an improving circuit direction is a viable approach to deal with highly degenerate vertices which can cause inefficiences in the Simplex method [15] . Furthermore, unlike the Simplex method where it is open whether there exists a polynomial pivot rule, an augmentation scheme along so-called greedy circuit directions is guaranteed to take only polynomially many steps [17] . The challenge here lies in finding a greedy circuit direction -it is open whether this can be done in polynomial time for a set of circuits of exponential size. Of course, the circuit diameter gives a lower bound for the number of iterations of any augmentation algorithm along circuit directions.
We are interested in the behavior of circuit walks in integral polyhedra: polyhedra whose vertices have only integer components. For many problems in combinatorial optimization, there is an intimate connection of combinatorial (e.g. graph-theoretic) solution algorithms and circuit walks in the corresponding integral polyhedra. Network flow problems are a prime example which can be solved efficiently [23] (like many problems in combinatorial optimization [27] ): circuits of the underlying polyhedron correspond to cycles in the respective directed graph. Classical algorithms like the minimum mean cycle-cancelling algorithm for minimum-cost flow problems construct a so-called steepest-descent circuit walk in the polyhedron. They highlight a class of polyhedra for which the augmentation scheme of [12] is efficient. Our interest in better understanding the circuit walks for combinatorial optimization problems is also motivated by the rich interpretation of circuits in terms of the underlying highly structured problems. There are many examples in clustering, transportation, and networks [5, 9, 10, 18] .
In this paper, we introduce and study a hierarchy of integral polyhedra based on the behavior of their circuit walks. The focus of our studies is on the types of endpoints y (i) of circuit steps, in particular whether they are always integral or even vertices. We contrast our approach with the studies in [6] , where different relaxations of Definition 1 (such as circuit walks that do not take steps of maximal length or that may even leave the polyhedron) were put in relation to each other. This previous work was used to exhibit a "breaking point" of the Circuit Diameter Conjecture [7] : is there always a circuit walk (subject to different restrictions) of at most f −n steps from any vertex to any other vertex in an n-dimensional polyhedron with f facets? The conjecture is false for edges walks -it is well known that the famous Hirsch conjecture is false in general [19, 25] . However, it is true for so-called sign-compatible circuit walks and still open for the original notion of circuit walks in which we are interested [7] . See also [11, 26] .
Our main goal is to understand how circuit walks (with steps of maximal length) behave in integral polyhedra. See Figure 5 for a visualization of our hierarchy. First, it is important to note that the top category is quite general. It contains a representative of all families of polyhedra with rational input that differs only by uniform scaling. This follows from the fact that it is easy to scale any rational polyhedron to be integral by scaling all of its vertices with the least common denominator of all of their components. In doing so, the behavior of circuit walks is not changed and thus can be quite general.
However, the context of integral polyhedra gives us natural restrictions on the general case. The interesting categories describe integral polyhedra in which circuit walks are integral walks (always stop at integer points), are vertex walks (always stop at vertices), and edge walks. Polyhedra in the lower parts of the hierarchy are of significant advantage in that their circuits often allow for an intuitive interpretation in terms of the underlying problem. This helps in the design and understanding of algorithms. After a brief explanation of the different categories through low-dimensional examples, we discuss where classical families of integral polyhedra belong in this hierarchy. These include 0/1-polytopes, polyhedra defined by totally unimodular matrices, matroid polytopes, transportation polytopes, and different types of clustering polytopes.
In particular, we show that the steps of all circuit walks in polyhedra defined by totally unimodular matrices stop only at integral points. We do not find this surprising in light of the the well-understood circuits of totally unimodular matrices -see in particular [22] . However, total unimodularity is not a necessary condition for this behavior. Furthermore, we exhibit that 0/1-polytopes can have quite general circuit walk behavior, but in combination with a representation via a totally unimodular matrix, 0/1-polytopes can only have circuit walks that are vertex walks.
Our strongest results are for the bottom category of the hierarchy, where all circuit walks are actual edge walks. This behavior allows us several characterizations of the nondegenerate polytopes belonging to this category. We show that such polytopes constitute a generalization of the highly symmetric n-parallelotope which we call the (n, d)-parallelotope. In these polyhedra, all faces of dimension two are either parallelograms or simplices. Nevertheless, despite the restrictiveness of this circuit walk behavior, it does appear in some polyhedra of combinatorial optimization.
Summing up, this paper includes:
-The introduction of a hierarchy for integral polyhedra based on the behaviors exhibited by their circuit walks. (Section 2.1.) -A classification of several classical families of integral polyhedra within the hierarchy.
These include 0/1-polytopes, polyhedra defined by totally unimodular matrices, and more specifically matroid polytopes, transportation polytopes, and partition polytopes. (Sections 2.2 and 2.3, as well as Section 3 and Section 4.2 for the proofs.) -Three characterizations of the non-degenerate polytopes in the bottom level of the hierarchy, where all circuit walks are edge walks. Our final characterization describes a generalization of the n-parallelotope which we call the (n, d)-parallelotope. (Section 2.3, and Section 4.1 for the proofs.)
Main Results
We begin with the introduction and description of a hierarchy of integral polyhedra based on the behavior of their circuit walks in Section 2.1. In Section 2.2, we examine two cases of interest in combinatorial optimization in relation to this hierarchy: 0/1-polytopes and integral polyhedra defined by totally unimodular matrices. In Section 2.3, we characterize the non-degenerate polytopes belonging to the most restrictive level of the hierarchy in which all circuit walks are walks along actual edges.
A Hierarchy of Integral Polyhedra
A circuit walk in an integral polyhedron P begins and ends at vertices of P by definition. In general, however, each intermediate step of the circuit walk need not be a vertex or even an integral point of P , as can be seen in many examples such as the following.
Example 1. Consider the polytope P = {x ∈ R 2 : Bx ≤ d} given by
The circuits of P depend only on the constraint matrix B and can be found to be:
Although P is an integral polytope, the circuit walk Figure 1 , is non-integral.
Non-integral circuit walks do not translate well to combinatorial algorithms, where it would be helpful to have integral solutions at each iteration. Thus, a particularly interesting class of integral polyhedra are those in which all circuit walks are guaranteed to be integral, as in the following example. Example 2. Consider the polytope P = {x ∈ R 2 : Bx ≤ d} given by
The circuits of P are the same as those given in Example 1. However, it now holds that all circuit walks in P are integral. In this small example, it is easy to verify this statement via complete enumeration. See Figure 2 for a circuit walk in P with quite representative behavior. Although the intermediate steps of a circuit walk in such a polyhedron are not necessarily vertices, each step is an integral point. An even more restrictive subclass are those polyhedra whose circuit walks are guaranteed to be vertex walks, such as the polytope in following example. Stopping at a vertex in each iteration of a circuit walk is even more advantageous than only stopping at integral points -for example, vertices in such polyhedra given in standard form have provably sparse support. Example 3. Consider the polytope P = {x ∈ R 2 : Bx ≤ d} where B is defined as in Example 2 but where d = (0, 1, 3, 7, 6, 7, 3, 1) T . The set of circuits remains the same, but now all circuit walks in P are vertex walks. This is again easy to prove via complete enumeration. A circuit walk with representative behavior is given in Figure 3 . Note that Examples 1 to 3 highlight the fundamental importance of the right-hand side for the behavior of circuits walks. We now add an additional, even more restrictive category. Circuit walks in the previous category of polyhedra move from vertex to vertex but are not restricted to only traveling along the edges of a polyhedron. However, in certain such polyhedra, such as those given in Example 4, it indeed holds that all circuit walks are necessarily edge walks. In this case, any circuit-based augmentation scheme is readily interpreted as the Simplex method with a certain pivot rule.
Example 4. In both n-simplices and n-parallelotopes, such as those pictured in Figure 4 , all circuit directions appear as edge directions. Furthermore, at any vertex, the only feasible circuit step directions are those edge directions incident to the vertex. Hence, all circuit walks in these polytopes are edge walks. Summing up, these different types of circuit walk behaviors define a hierarchy of integral polyhedra consisting of four successively more restrictive levels: general integral polyhedra, integral polyhedra whose circuit walks are integral, integral polyhedra whose circuit walks are vertex walks, and integral polyhedra whose circuit walks are edge walks. A depiction of this hierarchy is given in Figure 5 . As demonstrated in Examples 1 to 4, the levels in the hierarchy are indeed distinct.
Integral Polyhedra
Integral Circuit Walks Circuit Walks = Vertex Walks Circuit Walks = Edge Walks We can connect this hierarchy to one of the biggest challenges in the study of circuit diameters: unlike edge walks, circuit walks are not necessarily reversible [7] . For instance, reversing the circuit walks depicted in Figures 1 and 2 does not yield valid circuit walks. We note that a classification of polyhedra where all circuit walks are reversible aligns well with the hierarchy in Figure 5 . More precisely, all circuit walks are reversible in a polyhedron if and only if all circuit walks are vertex walks; see Figure 6 .
To prove this, note that all circuit walks that are vertex walks are clearly reversible. On the other hand, if a polyhedron P contains any circuit walk v (1) , ..., v (2) that is not a vertex walk, then some step of the circuit walks ends at a point y (i) in the interior of a face F of P . Since circuits form an optimality certificate, there exists a circuit walk from y (i) to any vertex u in F . Hence, we can construct a circuit walk from v (1) to u via y (i) in P that is not reversible.
Next, we show where some important polyhedra that arise in combinatorial optimization belong in this hierarchy.
0/1-polytopes and Totally Unimodular Matrices
0/1-polytopes are widely studied due to their ability to represent many classical combinatorial optimization problems involving binary decisions. Their combinatorial diameter satisfies the famous Hirsch Conjecture [21] , which implies the validity of the Circuit Diameter Conjecture for them. Here, we investigate the behavior of circuit walks in these polytopes in view of our hierarchy.
We note that in general, circuit walks in 0/1-polytopes need not be integral. Consider the example given in Figure 7 . The edge direction (1, 1, 0) corresponds to a circuit direction. However, when taking a step in this direction from the vertex (0, 0, 0) we reach the nonintegral midpoint ( While the above is a specific low-dimensional example, there are important classes of 0/1-polytopes for which the same holds. For example, matroid polytopes form a class of 0/1-polytopes in which circuit walks need not be integral. Given a matroid M with ground set E and rank function f , the matroid polytope P (f ) associated with M is defined to be:
The vertices of this polytope consist of all x ∈ {0, 1} E that are incidence vectors of the independent sets of M , and its edges are characterized in [28] . In Section 3.1, we describe the circuits of P (f ) and show that many of its circuit walks are non-integral.
Another important class of integral polyhedra are those defined by totally unimodular matrices. In particular, these polyhedra are extensively studied due to their arising in transportation, assignment, and network flow problems. The combinatorial (and circuit) diameter of these polyhedra is polynomially bounded [4, 13] and linear programming over them is efficient [27] .
We show that all circuit walks in integral polyhedra defined by totally unimodular matrices (and with integral right-hand sides) are in fact integral. In a sense, this implies that any algorithm that traverses such a polyhedron via circuit walks has a combinatorial interpretation. Theorem 1. Let P = {x ∈ R n : Ax = b, Bx ≤ d} be an integral polyhedron whose constraint matrix A B is totally unimodular. Then all circuit walks in P are integral. We formally prove Theorem 1 in Section 3.2. However, we are not surprised by this property due to the well-understood edge directions of polyhedra with totally unimodular matrices. In particular, we see an alternative way to prove the claim from a careful extension of Proposition 3.3 in [22] . The merit of our proof is that it is short, self-contained, and does not require more than basic linear algebra.
Note however that total unimodularity is not a necessary condition for all circuit walks to be integral. This can be seen in Examples 2 and 3. Additionally, total unimodularity is not a sufficient condition for circuit walks to be vertex walks. For instance, the transportation polytope, whose circuits are characterized in [10] , can have many non-vertex circuit walks. We discuss the behavior of circuit walks in transportation polytopes in Section 3.3.
However, by combining Theorem 1 with the fact that all integral points in a 0/1-polytope are vertices, we immediately see that all circuit walks in 0/1-polytopes defined by totally unimodular matrices are vertex walks. Corollary 1. Let P = {x ∈ R n : Ax = b, Bx ≤ d} be an integral polyhedron whose constraint matrix A B is totally unimodular. If P is a 0/1-polytope, then all circuit walks in P are vertex walks.
Hence, in a 0/1-polytope defined by a totally unimodular matrix, any algorithm corresponding to a circuit walk necessarily travels from vertex to vertex and is therefore reversible. However, these circuit walks need not be edge walks. We verify this fact by examining a class of polytopes that arise in clustering.
The bounded-size partition polytope P P (κ ± ) is associated with the partitioning of a set of n items into k clusters C 1 , ..., C k , where each cluster C i has an upper bound κ + i and a lower bound κ − i on the number of items it can hold. In Section 3.4, we characterize both the edges and circuits of this polytope. We use this to show that its circuit walks are vertex walks but that many of them are not edge walks.
A visualization of the classification of the polyhedra mentioned in this section in terms of the hierarchy of Section 2.1 is given in Figure 8 . For the sake of completeness, we have included the results of the following section in the figure as well.
Polyhedra whose Circuit Walks are Edge Walks
The most restrictive level of our hierarchy consists of those integral polyhedra whose only circuit walks are edge walks. Any circuit-based augmentation scheme in such a polyhedron must necessarily be some variation of the Simplex method. In this section, we characterize all non-degenerate polytopes whose only circuit walks are edge walks. We find this characterization to be quite restrictive, and it has strong implications on the degenerate polytopes in the category as well. But surprisingly, non-trivial examples of (degenerate) polyhedra from this restrictive category do appear in practice. We exhibit an example at the end of this section.
An n-dimensional polyhedron is said to be degenerate if it contains a vertex belonging to more than n facets. On the other hand, in a non-degenerate, or simple, polyhedron, each vertex belongs to exactly n facets. Non-degenerate polyhedra are of interest in the study of combinatorial diameters as it suffices to only consider this class of polyhedra when bounding the combinatorial diameter of an n-dimensional polyhedron with f facets [19] . While much harder to prove, the same holds for circuit diameters [11] . In Example 4, tetrahedra and parallelohedra are given as two examples of non-degenerate polyhedra whose only circuit walks are edge walks. In this section, we show that the structure of non-degenerate polyhedra offers several useful characterizations of polytopes whose only circuit walks are edge walks. As it turns out, the only non-degenerate polytopes exhibiting this behavior are intimately related to these examples.
Our first important tool is the notion of elementary cones of polyhedra. Consider a fulldimensional polyhedron P = {x ∈ R n : Bx ≤ d} and the hyperplane arrangement in R n consisting of the hyperplanes B i x = 0 for each row B i of B. These hyperplanes intersect at the origin and partition R n into n-dimensional polyhedral cones whose interiors do not intersect. We call this arrangement of hyperplanes the elementary arrangement of P , and we call the inclusion-minimal n-dimensional cones in the arrangement the elementary cones of P .
It is not hard to see that elementary cones are generated by circuits (Lemma 5). We use this fact to give a first characterization of non-degenerate polytopes whose circuit walks are edge walks: the inner cones of all vertices must be elementary cones. Recall that given a vertex v of a polyhedron P , the inner cone I(v) of v is the cone consisting of all feasible directions at v with respect to P . Theorem 2. Let P = {x ∈ R n : Bx ≤ d} be a full-dimensional, non-degenerate polytope. All circuit walks in P are edge walks if and only if for each vertex v ∈ P , the inner cone I(v) is an elementary cone of P .
Next, we prove that all polytopes satisfying Theorem 2 must be highly symmetric -the inner cones of vertices that do not share a facet are opposites of each other. By imposing that this property transfers to vertices belonging to a common face (and stating it with respect to the affine hull of the face), we obtain a second characterization. Specifically, given a pair of vertices u, v of a polyhedron P , let P uv denote the inclusion-minimal face of P containing u and v and let I uv (u), I uv (v) denote the inner cones of u, v with respect to P uv .
Then the following theorem gives our second characterization of non-degenerate polytopes whose circuit walks are edge walks.
Theorem 3. Let P be a non-degenerate polytope given by a minimal representation. All circuit walks in P are edge walks if and only if I uv (u) = −I uv (v) for all pairs of vertices u, v in P .
Naturally, the symmetric inner cone condition stated in Theorem 3 is only satisfied by quite symmetric polyhedra. One such example is the parallelotope of dimension n, also called the n-parallelotope: a vertex-transitive polytope with n pairs of parallel opposite facets and 2 n vertices. Equivalently, an n-parallelotope is a zonotope generated by a set of n linearly independent vectors in general position, which correspond to its edge directions. We show that the only other polytopes satisfying the symmetric inner cone condition constitute a generalization of the n-parallelotope which we call the (n, d)-parallelotope.
for all pairs of vertices u, v in P ; furthermore, each pair of vertices shares at least n−d facets and each individual vertex appears in some d-parallelotope face.
Thus, an (n, n)-parallelotope is simply an n-parallelotope. On the other hand, an (n, 1)-parallelotope is an n-simplex. Other instances of (n, d)-parallelotopes, such as the (3, 2)-parallelotope shown in Figure 9 , must be highly symmetric hybrids of the simplex and the parallelotope. We show that in any (n, d)-parallelotope, all circuit walks must be edge walks, which yields our final characterization.
Theorem 4. Let P be an n-dimensional, non-degenerate polytope given by a minimal representation. All circuit walks in P are edge walks if and only if P is an (n, d)-parallelotope.
The proof of Theorems 3 and 4, given in Section 4.1, provides further insight into the structure of (n, d)-parallelotopes. We would like to comment on the two restrictions in our characterization: we only treat bounded and non-degenerate polytopes. On one hand, we may restrict to the bounded case in our characterization due to the fact that circuit walks in a polyhedron, by definition, begin and terminate at a vertex. Each maximal circuit step of a circuit walk is necessarily stopped by some facet of the polyehdron. Thus, if an unbounded polyhedron P has recession cone R, no circuit walk in P uses a direction belonging to R. In other words, a circuit walk in P is completely contained in the convex hull of the vertices of the polyhedron.
On the other hand, the assumption of non-degeneracy is an actual restriction. Some of our results readily transfer to non-degenerate polytopes -for example, all 2-dimensional faces of (degenerate) polytopes in this category of our hierarchy must be triangles or parallelograms. Others do not readily transfer -for example, since inner cones of an n-dimensional (degenerate) polytope need not be generated by exactly n edge directions, it is more difficult to prove whether opposite inner cones need mirror each other. An extension of our characterization for non-degenerate polytopes to all polytopes is a natural next step for the presented line of research.
We conclude the discussion with a practical example of a highly degenerate polytope whose circuit walks are edge walks. The fixed-size partition polytope P P (κ) is a polytope associated with the partitioning of a set of n items into k clusters C 1 , ..., C k , where the size of each cluster C i is fixed at κ i . The edges of this polytope are characterized in [5] , and in Section 4, we show that all circuit walks in this polytope are in fact edge walks.
3 Proofs for Section 2.2
Matroid Polytopes
Recall that for a matroid M with ground set E and rank function f , the matroid polytope P (f ) associated with M is
The extreme points of this polytope consist of all x ∈ {0, 1} E that are incidence vectors of the independent sets of M . Two extreme points are adjacent in P (f ) if and only if they differ in exactly one component or they differ in exactly two components that satisfy a certain quite technical ordering relation [28] .
Let us examine the circuits of P (f ). The matrix B in the system of inequalities Bx ≤ d defining P (f ) consists of the identity matrix and a submatrix corresponding to the constraints of the form e∈S x e ≤ f (S). A vector g ∈ R E \ {0} with coprime integer components is a circuit of P (f ) when Bg is support-minimal over the set {Bx : x ∈ R E \ {0}}. Note that each positive and negative unit vector is a circuit of P (f ). Any circuit walk that exclusively uses these directions for its circuit steps is an edge walk in P (f ) and corresponds to individually adding or removing elements from an independent set of P . Additionally, the difference of any two unit vectors is a circuit of P (f ). Combinatorially, these circuits correspond to swapping out some element of an independent set of M for another. A circuit walk using only these directions may traverse some edges of P (f ) if the adjacency conditions of [28] are satisfied, but it is possible that the walk is only a vertex walk and not an edge walk.
Furthermore, it is possible for a circuit walk in P (f ) to be non-integral. Since P (f ) is a 0/1-polytope, only circuits from {0, 1, −1} E may be used in an integral circuit walk. However, due to the large number of facets defining P (f ), the polytope contains many circuits outside this domain. For instance, if {1, 2, 3, 4} ⊆ E, consider the vector g ∈ R E where:
To see that g is a circuit, note that for any S ⊂ E containing {1} and some 2-set of {2, 3, 4}, we have e∈S g e = 0. However, for any nonzero y ∈ R E whose support is strictly contained in the support of g, it can be shown that e∈S y e = 0 for some such subset S. Therefore, g is indeed a circuit of P (f ). Many other similar circuits of P (f ) can be constructed, and these can be used to perform non-integral circuit walks in P (f ).
Proof of Theorem 1
The fact that circuit walks are integral in integral polyhedra defined by totally unimodular matrices is not surprising since such a polyhedron has integral vertices for any integral right-hand side. We present a complete proof for a general integral polyhedron of the form P = {x ∈ R n : Ax = b, Bx ≤ d}. The following arguments require only basic linear algebra, but we note that this result can be obtained in various ways. As another example, we provide a short proof using an equivalent definition of totally unimodular matrices. We also refer the reader to the intimately related and well-presented results surrounding Proposition 3.3 in [22] , which will require a bit more background on integer programming.
In the proof of Theorem 1, we assume that the matrix A B has full rank, else P would not be pointed. We also assume that the rows of A are linearly independent and that rank(A) + rank(B) = n by eliminating any redundant rows from A and B. To begin, we provide a proof for an important bound on the size of the components of a circuit of P .
Lemma 1 ([22]
). Let P = {x ∈ R n : Ax = b, Bx ≤ d} be a polyhedron defined by integral matrices and let g ∈ C(A, B) be a circuit of P . Then max i |g i | ≤ ∆ (M ), where M = A B and ∆(M ) is the maximum absolute value of a subdeterminant of M .
Proof. Let B be a maximal row submatrix of B such that B g = 0. That is, the support of Bg corresponds to the rows of B not included in B . With r := rank(A), we have rank(B ) ≤ n − r − 1 since g = 0. Suppose for the purpose of contradiction that rank(B ) < n − r − 1. Then we can add other rows of B to B to form a matrix B of rank n − r − 1. The matrix A B thus has rank n − 1 and its one-dimensional kernel is spanned by some x ∈ R n \ {0}. However, this implies that the support of Bx is strictly contained in the support of Bg, contradicting the fact that g is a circuit.
Therefore, we have rank(B ) = n − r − 1. Let M ∈ R (n−1)×n be a row submatrix of M consisting of A and n − r − 1 linearly independent rows from B . Note that g ∈ ker(M ) and that ker(M ) is one-dimensional. To complete the proof, it suffices to show that ker(M ) can be generated by an integral vector whose entries have absolute values at most ∆(M ). To find this generating vector, we consider the augmented system
where M contains the first n − 1 columns of M and M n denotes the nth column of M . Assume without loss of generality that the columns of M are linearly independent, so that M is an invertible (n − 1) × (n − 1) matrix. We can row reduce the augmented system to obtain the form:
By Cramer's Rule, it holds for i = 1, ..., n − 1 that
, where M i denotes the matrix formed by replacing the ith column of M with M n . Since M is integral, it follows that each det(M i ) is integral. Hence, scaling x * by det(M ), we obtain an integral vector whose entries have absolute value at most ∆(M ) ≤ ∆(M ). It follows that det(M ) · (x * T , −1) T ∈ R n is a desired spanning vector of ker(M ).
As a direct corollary of this lemma, we see that if A B is totally unimodular, any circuit g ∈ C(A, B) satisfies g ∈ {0, 1, −1}
n . We use this fact to prove the following lemma, and in turn, Theorem 1.
is totally unimodular, and let g ∈ C(A, B) be a circuit of P . Then Bg ∈ {0, 1, −1} m , where m is the number of rows of B.
Proof. Suppose for the purpose of contradiction that there is a row B i of B such that B i g = k for some k / ∈ {0, 1, −1}. As in the proof of Lemma 1, let M be a row submatrix of M consisting of A and n − r − 1 linearly independent rows from B so that M g = 0. Next, form the invertible n × n matrix M by appending the row B i to M .
Consider the vector y := M g, whose only nonzero entry is its last entry B i g = k. We see that g is the unique solution to the system M x = y. Let g j be any nonzero entry of Theorem 1 now follows directly from these lemmas.
Theorem 1 Let P = {x ∈ R n : Ax = b, Bx ≤ d} be an integral polyhedron whose constraint matrix A B is totally unimodular. Then all circuit walks in P are integral. Proof 1 of Theorem 1. Let x be any integral point in P and let g ∈ C(A, B) be a feasible circuit direction at x. For any strict inequality (Bx) i < d i at x, we must have (Bx) i ≤ d i −1 since B and d are integral. Applying a step with step size α = 1 in the circuit direction g, it follows by Lemma 2 that (B(x + g)) i = (Bx) i + (Bg) i ≤ (Bx) i + 1 ≤ d i . Continuing in this direction until an inequality becomes strict, we see that the stopping point x + αg must be integral with integral step size α.
Alternatively, Theorem 1 can be proven in a less direct manner using the fact that any polyhedron defined by a totally unimodular matrix is integral for any integral right-hand side.
Proof 2 of Theorem 1. We may assume the right-hand side vectors b and d are integral, for otherwise either P would be empty or the entries of d could be rounded up without changing the polyhedron. Let z be any integral point in P and let g ∈ C(A, B) be a feasible circuit direction at z. As in the proof of Lemma 1, consider the maximal row submatrix B of B such that B g = 0. The polyhedron
has dimension one since rank A B = n − 1. Furthermore, P is integral since duplicating rows preserves total unimodularity and its right-hand side is integral. If P is bounded, its two integral vertices must be z and the point reached after taking a maximal circuit step from z in the direction of g.
Transportation Polytopes
Given a set of m suppliers and n customers where u ∈ Z m + gives the supply of each supplier and v ∈ Z n + gives the demand of each customer, the corresponding transportation polytope P consists of all y ∈ R mn that describe feasible commodity flow assignments from suppliers to customers:
Given a feasible flow assignment y ∈ P , the support graph B(y) of y is the bipartite graph with partite sets corresponding to the suppliers and customers in which there exists an edge with weight y ij between supplier i and customer j if and only if y ij > 0. It can be shown that any y ∈ P is a vertex of P if and only if its support graph B(y) is acyclic. Furthermore, two vertices are adjacent in P if and only if the union of the corresponding support graphs contains exactly one cycle [20] .
It follows that the circuits of P consist of all simple cyclical exchanges of flow among the suppliers and customers [10] . Specifically, g ∈ R mn is a circuit of P if and only if the support of g corresponds to a single cycle in K m,n whose edges alternately correspond to entries 1 and −1 of g. Hence, for any y ∈ P , applying a step in a feasible circuit direction from y corresponds to reducing weight along every other edge of some cycle of K m,n while simultaneously increasing weight along the remaining edges of the cycle. The step terminates once the weight of an edge in B(y) is reduced to 0.
Since the constraint matrix of P is totally unimodular, we know by Theorem 1 that all circuit walks in P are integral. However, it need not hold that all circuit walks are vertex walks. Equivalently, if x is a vertex of P and y is reached by a maximal circuit step from x, then although B(x) is acyclic, it need not hold that B(y) is acyclic.
As an example, consider the transportation problem with suppliers s 1 , s 2 , s 3 and customers c 1 , c 2 , c 3 , where u = v = (1, 2, 2) T . Then
T is a vertex of P and g = (1, −1, 0, −1, 1, 0, 0, 0, 0) T is a circuit. However, after applying a step in the direction of g from x we reach a solution whose support graph is cyclic, and thus not a vertex. See Figure 10 .
Bounded-size Partition Polytopes
Similar to the partition polytopes for prescribed-size clusterings introduced in [5] , the bounded-size partition polytope P P (κ ± ) is associated with the partitioning of a set X = {x 1 , ..., x n } of items into clusters C 1 , ..., C k , where each cluster C i must satisfy κ
.., k and j = 1, ..., n, let y ij be a binary variable indicating whether or not item x j is assigned to cluster C i . Then P P (κ ± ) is the 0/1-polytope defined by the following system of constraints:
We note that this polytope is an instance of the bounded-shape partition polytope described in [9] if we let X be the standard basis of R n . As the constraint matrix defining the polytope is totally unimodular and the right-hand sides are integral, the vertices of P P (κ ± ) indeed consist of those y ∈ {0, 1} kn corresponding to feasible clustering assignments. As in [5] and [9] , given two such assignments y 1 , y 2 , define the clustering difference graph CDG(y 1 , y 2 ) from y 1 to y 2 to be the directed graph with nodes c 1 , ..., c k where an edge (c i , c j ) with label x is included if and only if y give all single-item transfers necessary in order to transform the clustering assignment of y 1 into that of y 2 . For two vertices y 1 , y 2 of P P (κ ± ) to share an edge, CDG(y 1 , y 2 ) must be either a directed path or a directed cycle [9] . Here, we use clustering difference graphs to completely characterize both the edges and the circuits of P P (κ ± ). To do so, given a pair of clustering assignments y 1 , y 2 , let C 1 = (C i may receive or give away some item of X and its size constraints will still be satisfied. Similarly, we say that c i is saturated if κ
. Finally, we say that a directed graph D is a valid CDG at y 1 if there exists a vertex y i ∈ P P (κ ± ) such that D = CDG(y 1 , y i ). The following lemma characterizes the edges of P P (κ ± ). 
.., . However, note that the clustering of y 2 can be derived from that of y 1 by independent applications of the transfers given by each CDG(y 1 , y i ). In other words, we have y
Conversely, assume that CDG(y 1 , y 2 ) cannot be decomposed in such a manner. Note that if CDG(y 1 , y 2 ) were anything other than a single path or cycle, it could be decomposed into two valid CDG's at y 1 by isolating a directed cycle or a maximal path from the remainder of the graph. Furthermore, if CDG(y 1 , y 2 ) were a directed path with a free interior vertex c i , it could be decomposed into two valid CDG's at y 1 by splitting the graph at c i . Similarly, if CDG(y 1 , y 2 ) were a directed cycle with at least two free vertices, we could split CDG(y 1 , y 2 ) into two directed paths at these vertices in order to form two valid CDG's at y 1 . Hence, CDG(y 1 , y 2 ) must meet the specifications of the lemma. See Figure 11 T are joined by an edge in P P (κ ± ), it suffices to find a vector f ∈ R kn such that f T y 1 = f T y 2 < f T v for any other vertex v ∈ P P (κ ± ). Define such a vector f = (f 11 , ..., f kn ) T by setting
if ci is fixed, free, or an endpoint, and xj is incident to ci in CDG(y 1 , y 2 ) −1 if ci is a saturated non-endpoint, and xj is incident to ci in CDG(y
if ci is a depleted non-endpoint, and xj is incident to ci in CDG(y 1 , y 2 )
2n otherwise.
Hence, if α denotes the number of non-endpoint saturated vertices in the path/cycle of CDG(y 1 , y 2 ) and β denotes the number of non-endpoint depleted vertices in this component, we have
, then if x is the label of this edge, we have f j = 2n and v j = 1. Thus, since v has exactly n nonzero components, we obtain f T v > n ≥ f T y 1 . Therefore, we may assume that CDG(y 1 , v) is a subgraph of CDG(y 1 , y 2 ). Given that v is not equal to y 1 or y 2 , it follows that CDG(y 1 , v) is a nontrivial proper subgraph of CDG(y 1 , y 2 ) and hence must be a collection of disjoint directed paths. Assume first that CDG(y 1 , v) is a single directed c i , c j -path for some pair of vertices c i , c j . Then either c i is
(a) A case where CDG(y 1 , y 2 ) can be decomposed by splitting the directed path at the free vertex c3. Hence, y 1 and y 2 do not share an edge in P P (κ ± ).
(b) A case where CDG(y 1 , y 2 ) cannot be decomposed into valid CDG's -any decomposition contains a directed ci, cj-path in which either ci is depleted/fixed or cj is saturated/fixed. Thus, y 1 and y 2 share an edge in P P (κ ± ).
(c) A case where CDG(y 1 , y 2 ) can be decomposed by splitting the cycle at the free vertices c1 and c3. So y 1 and y 2 must not share an edge in P P (κ ± ).
A case where CDG(y 1 , y 2 ) cannot be decomposed into valid CDG's by the same reasoning given in Figure 11b . So y 1 and y 2 share an edge in P P (κ ± ). a saturated non-endpoint of CDG(y 1 , y 2 ) or c j is a depleted non-endpoint of CDG(y 1 , y 2 ). In the former case, note that since |C
is a collection of directed paths, then we can decompose it into valid clustering difference graphs CDG(y 1 , y 3 ), ..., CDG(y 1 , y ) at y 1 where each consists of a single directed path. As shown in the previous paragraph, it holds that f T y i > f T y 1 for i = 3, ..., , which implies that
The circuits of P P (κ ± ) have a significantly easier characterization than the edges. Two vertices of P P (κ ± ) are joined by a circuit step if and only if the corresponding clustering difference graph is a directed path or cycle.
Lemma 4. The circuits of P P (κ ± ) consist of those g ∈ {0, 1, −1} kn that describe a single cyclical exchange or sequential movement of items among the clusters.
Proof. By Lemma 1, a circuit g of P P (κ ± ) satisfies g ∈ {0, 1, −1} kn . Furthermore, we must have k i=1 g ij = 0 for j = 1, ..., n, implying that g describes some set of transfers among a clustering of X -an entry g ij = 1 implies that x j is added to cluster C i , and g ij = −1 implies that x j is removed from C i . The inequality constraints By ≤ d for this polytope consist of non-negativity constraints and cluster size constraints. Hence, the support of any Bg consists of the support of g along with the indices of any clusters whose sizes are changed by the transfers of g. It follows that Bg is support-minimal over all such transfers if and only if no subset of the cluster size changes implied by g can be achieved by a nontrivial subset of the transfers of g.
Suppose that g describes a single cyclical exchange of items. Then no cluster sizes are changed when applying the transfers of g, but applying any nontrivial subset of these transfers results in at least two cluster size changes. Hence, g is a circuit of P P (κ ± ). Similarly, if g describes a single sequential movement of items among the clusters (i.e. the CDG implied by the transfers of g consists of a single directed path), then only two cluster sizes are changed by the transfers of g. Any nontrivial subset of these transfers necessarily changes the size of a third cluster. Hence, g is again a circuit of P P (κ ± ). Conversely, suppose that g does not describe a single cyclical exchange or sequential movement, and let D be a CDG whose transfers are described by g. If D contains a directed cycle as a subgraph, the transfers given by this cycle are a proper subset of those given by g that result in no cluster size changes. Hence, g must not be a circuit. If D is acyclic, D must properly contain a maximal path D . The only two clusters whose sizes are changed as a result of the transfers of D correspond to the two endpoints of D . By the maximality of D , the sizes of these two clusters are also changed by the transfers of g. Hence, g again must not be a circuit of P P (κ ± ).
By Corollary 1, we know that all circuit walks in P P (κ ± ) are vertex walks. However, Lemmas 3 and 4 highlight the difference between edges and circuits in P P (κ ± ) and imply that many of these circuit walks are not edge walks.
Finally, we would like to note that the property stated in Lemma 4 appears as a necessary condition for two vertices to be joined by an edge in some linear projections of bounded-size partition polytopes [9] .
4 Proofs for Section 2.3
Proof of Theorems 2 to 4
Recall the definitions of elementary arrangements, elementary cones, inner cones, and (n, d)-parallelotopes provided in Section 2.3. Without loss of generality, assume we have a fulldimensional polyhedron of the form P = {x ∈ R n : Bx ≤ d} given by a minimal representation. (Note that any polyhedron P = {x ∈ R n : Ax = b, Bx ≤ d} can be expressed in this form with dimension n = n − rank(A) by using the equality constraints to reduce the number of variables.) Although the circuits of a polyhedron P are determined by its constraint system, the use of a minimal representation ensures that each constraint appears as a facet in P , allowing us to characterize the set of circuits of P via its geometric properties. Our first observation is that elementary cones are generated by circuits of P .
Lemma 5.
A vector g ∈ R n \ {0} with coprime integer components is a circuit of the fulldimensional polyhedron P = {x ∈ R n : Bx ≤ d} if and only if g belongs to the intersection of n − 1 hyperplanes B i x = 0 from the elementary arrangement of P whose corresponding rows B i in B are linearly independent.
Proof. Suppose first that g is a circuit of P . Let B be a maximal row submatrix of B such that B g = 0. As in the proof of Lemma 1, we must have rank(B ) = n − 1 else g would not be a circuit of P . A set of n − 1 linearly independent rows from B corresponds to n − 1 hyperplanes of the form B i x = 0 whose intersection is generated by g.
Conversely, let B be a row submatrix of B consisting of n − 1 linearly independent rows B i where B i g = 0. The one-dimensional kernel of B must be generated by g. Note that any vector y ∈ R n \ {0} such that supp(y) ⊆ supp(g) must satisfy y ∈ ker(B ), or y = λg for some λ = 0. Hence, we must have supp(y) = supp(g), implying that g is a circuit of P .
Note that if C = {x ∈ R n : Dx ≤ 0} is an elementary cone of P generated by circuits {g 1 , ..., g k }, its opposite −C = {x ∈ R n : Dx ≥ 0} is also an elementary cone of P generated by circuits {−g 1 , ..., −g k }. The following theorem relates the inner cones of a non-degenerate polytope whose only circuit walks are edge walks to these elementary cones. Recall that if v is a vertex of P , the inner cone I(v) of v consists of all feasible directions from v with respect to P and is generated by the edge directions incident to v.
Theorem 2 Let P = {x ∈ R n : Bx ≤ d} be a full-dimensional, non-degenerate polytope. All circuit walks in P are edge walks if and only if for each vertex v ∈ P , the inner cone I(v) is an elementary cone of P .
Proof. Suppose first that all circuit walks are edge walks in P and let v be a vertex of P . The inner cone I(v) is generated by the n circuits of P corresponding to the n edge directions incident to v. If I(v) is not an elementary cone of P , there exists an elementary cone C of P contained in I(v). As a consequence of Lemma 5, C is generated by at least n circuits of P . At least one of these circuits must be different from the n circuits generating I(v). However, this implies that I(v) contains a circuit that is not an edge direction incident to v. Since P is bounded, this contradicts the fact that all circuit walks are edge walks in P .
Conversely, suppose that all inner cones of vertices in P are elementary cones of P , and let v be any vertex of P . The inner cone I(v) is again generated by the n circuits g 1 , ..., g n corresponding to edge directions incident to v. Suppose that some other circuit g is contained in I(v). Then we have g = n i=1 λ i g i where each λ i ≥ 0. Assume without loss of generality that λ 1 > 0. Then the circuits g, g 2 , ..., g n are linearly independent and generate an n-dimensional cone properly contained in I(v). Lemma 5 implies that this cone is formed by hyperplanes from the elementary arrangement of P , contradicting the fact that I(v) is an elementary cone of P . Hence, it must hold that no other circuit of P is contained in I(v), and since this holds for any vertex v ∈ P , all circuit walks in P are edge walks.
Theorem 2 is a quite straightforward characterization of non-degenerate polytopes whose only circuit walks are edge walks. We now use it to prove a more descriptive characterization which we call the symmetric inner cone condition. First, we show that this condition is a necessary property of any polytope whose only circuit walks are edge walks. Recall that given a pair of vertices u, v of a polyhedron P , we let P uv denote the minimal face of P containing u and v and let I uv (u), I uv (v) denote the inner cones of u, v with respect to P uv .
Lemma 6. Let P = {x ∈ R n : Bx ≤ d} be a full-dimensional, non-degenerate polytope whose only circuit walks are edge walks. Then I uv (u) = −I uv (v) for all pairs of vertices u, v in P .
Proof. Let u, v be a pair of vertices in P , and let d := dim(P uv ). If d = 1 and u shares an edge with v in P , the result is trivial, so assume that d ≥ 2 and that u, v are not adjacent.
Note that the direction v − u belongs to the inner cone I uv (u) and that its opposite u − v belongs to I uv (v) . By the definition of P uv , both of these directions belong to the strict interiors of their respective cones, implying that the interior of I uv (u) intersects the interior of −I uv (v). By Theorem 2, I(u) and I(v) are elementary cones of P . Hence, I uv (u) and I uv (v) must be elementary cones of P uv . Since their interiors intersect, we obtain I uv (u) = −I uv (v) by the definition of elementary cones.
To show that this symmetric inner cone condition of Lemma 6 is also a sufficient condition for all circuit walks to be edge walks in a polytope, first suppose that P satisfies this condition while containing a pair of vertices that shares no facets. It then must hold that P is a parallelotope, immediately implying that all of its circuit walks are edge walks.
Lemma 7. Let P be an n-dimensional, non-degenerate polyhedron that satisfies I uv (u) = −I uv (v) for all pairs of vertices u, v in P . If P contains a pair of vertices that shares no facets, then P is an n-parallelotope.
Proof. The statement is straightforward for n ≤ 2, so assume n ≥ 3. Let u, v be a pair of vertices in P that shares no facets. Hence, I(v) = −I(u). Note that this immediately implies that P is a polytope since any extreme ray of P would have to belong to the two n-dimensional cones I(u) and −I(u). Furthermore, the n facets containing u are parallel to the n facets containing v. Let F denote this set of 2n facets which form an n-parallelotope Q. Unless P contains a facet outside of F, we have P = Q.
So suppose that P contains facets outside of F. Some such facet F contains a vertex w which is a neighbor of some vertex from Q. Such a vertex w must not also be a vertex of Q itself, else it would be a degenerate vertex in P . Hence, w is formed by the intersection of F with an edge e of Q, cutting off some vertex y ∈ Q from P . Note that if e is incident to u, then w shares no facets with v and by assumption I(w) = −I(v). However, this then implies I(w) = I(u), a contradiction. Hence, y must not be a neighbor of u. Similarly, y must not be a neighbor of v.
Now, consider such a facet F / ∈ F in P that cuts off a vertex y ∈ Q sharing the most facets with u in Q, and let k denote this number of facets shared by y and u in Q. Since y must not be adjacent to u in Q, we have k ≤ n − 2. We will show that there then exist three vertices of P from Q which share more facets with u than y in Q such that y completes a 2-parallelotope with these three vertices. In order for P to satisfy the symmetric inner cone condition, it must follow that y ∈ P , a contradiction.
In particular, let F 1 , ..., F n denote the facets of Q incident to u and G 1 , ..., G n denote the facets of Q incident to v. Assume that F 1 , ..., F k , G k+1 , ..., G n are the facets incident to y in Q. As Q is a parallelotope, the point x 1 formed by the intersection of facets F 1 , ..., F k+1 , G k+2 , ..., G n is a vertex of Q. Since x 1 shares more than k facets with u, it is not cut off by any facet outside of F and is also a vertex of P . Similarly, the point x 2 formed by F 1 , ..., F k+2 , G k+3 , ..., G n and the point x 3 formed by F 1 , ..., F k , G k+1 , F k+2 , G k+3 , . .., G n are also vertices of P .
However, consider the two-dimensional face P of P formed by the intersection of facets F 1 , ..., F k , G k+3 , ..., G n . It holds that x 1 , x 2 , x 3 are vertices of P . Furthermore, vertices x 1 and x 3 of P share no facets in P , so in order for the symmetric inner cone condition to be satisfied, P is a 2-parallelotope. The vertex opposite of x 2 in P must then be y, but this contradicts y / ∈ P . Therefore, no such facet F exists in P , implying that the only facets of P belong F and thus P = Q.
Next, we show that if a polytope P satisfies the symmetric inner cone condition of Lemma 6 but does not necessarily contain a pair of vertices that shares no facets, then P must still be an (n, d)-parallelotope for some d ≤ n. Namely, if k denotes the minimum number of facets shared by any pair of vertices in P , then P is an (n, n − k)-parallelotope.
Lemma 8. Let P be an n-dimensional, non-degenerate polytope that satisfies I uv (u) = −I uv (v) for all pairs of vertices u, v in P . Then P is an (n, n − k)-parallelotope, where k is the minimum number of facets shared by any pair of vertices in P .
Proof. If k = 0, Lemma 7 implies that P is a parallelotope, so assume k ≥ 1 and let u, v be a pair of vertices in P that shares exactly k facets. Note that P uv is the intersection of the k facets shared by u and v. Hence, P uv is an (n − k)-dimensional polytope satisfying the symmetric inner cone condition in which u and v share no facets. By Lemma 7, P uv is an (n − k)-parallelotope.
Next, note that P has at least 2n − k facets: the k facets shared by u and v, the n − k facets containing u but not containing v, and the n − k facets containing v but not u. Let F denote this set of 2n − k facets. By the structure of P uv , each vertex of P uv is the intersection of n of these facets. In fact, we show that these are the only facets P .
First, suppose that P contains some facet F / ∈ F that intersects one of the edges of P that leave P uv . This intersection forms a vertex w that shares an edge with some vertex u ∈ P uv . Since P uv is a parallelotope, there exists a vertex v ∈ P uv that shares no facets with u in P uv . Thus, the only facets shared by u and v in P are the k facets forming P uv . However, since v must not be contained in F , this implies that w and v share only k − 1 facets in P , a contradiction with the choice of k.
Therefore, no facet outside of F intersects any of the edges leaving P uv in P . Hence, since P is bounded, every edge that leaves P uv hits some facet of F. Additionally, the vertex w formed by this intersection shares exactly k facets with some vertex of the (n − k)-parallelotope P uv . Namely, if u again denotes the neighbor of w in P uv and v is the vertex of P uv sharing exactly k facets with u in P , then w also shares exactly k facets with v in P : k − 1 of the facets forming P uv and one facet incident to v but not u in P . Thus, the face P wv of P is an (n − k)-parallelotope formed by the facets of F which contains the vertex w.
Proceeding inductively on combinatorial distance from P uv , we see that all vertices of P belong to some (n − k)-parallelotope face of P formed by the facets of F. Thus, the only facets of P are those of F. By definition, it follows that P is an (n, n − k)-parallelotope.
An n-parallelotope P given by a minimal representation has only n circuit directions: the directions of its n classes of parallel edges. Hence, it is quite clear that all circuit walks in P are edge walks. It is not immediately clear that this result generalizes to (n, d)-parallelotopes, but we show in the following lemma that this is indeed the case. Lemma 9. All circuit walks in an (n, d)-parallelotope given by a minimal representation are edge walks.
Proof. Let P be an (n, d)-parallelotope given by a minimal representation. By Theorem 2, it suffices to show that the inner cone of each vertex in P is an elementary cone. Thus, suppose for the purpose of contradiction that the inner cone of some vertex v ∈ P is not an elementary cone of P . Then there exists a facet F of P with corresponding inequality b T x ≤ δ such that the parallel hyperplane H 0 = {x ∈ R n : b T x = 0} divides the inner cone I(v) into two n-dimensional cones. In particular, an edge of I(v) leaves H 0 on either side of H 0 . If this were not the case, the corresponding hyperplanes of all facets of P would intersect I(v) within a proper face of I(v), and it would hold that I(v) is an elementary cone. Therefore, consider the hyperplane H = {x ∈ R n : b T x = b T v} which is parallel to F and incident to v. Then there exist edges incident to v in P that leave H on either side of H. Namely, since P is non-degenerate, there exist facets F 1 and F 2 incident to v such that the edge e 1 leaving F 1 at v leads to a vertex z 1 satisfying b T z 1 < b T v, and the edge e 2 leaving F 2 at v leads to a vertex z 2 satisfying b
Since P is an (n, d)-parallelotope, there exists some vertex u ∈ P sharing exactly n − d facets with v. Furthermore, since v / ∈ F but together u and v must be incident to all n + d facets of P , we must have u ∈ F . Now suppose that u belongs to neither F 1 nor F 2 . Then the edges e 1 and e 2 must be two of the d edges incident to v in P uv since F 1 and F 2 are not among the n − d facets shared between u and v. We will say that an edge with direction e is parallel to a facet with normal b if and only if b T e = 0. Hence, neither of the edges e 1 and e 2 are parallel to F . However, in order to satisfy the symmetric inner cone condition I uv (v) = −I uv (u), there must exist a pair of edges incident to u in P uv which are parallel to e 1 and e 2 . This contradicts the fact that since P is non-degenerate, only one of the n edges incident to u is not parallel to F . Therefore, u must belong to at least one of F 1 and F 2 . If u belongs to both F 1 and F 2 , we may take a step along the edge incident to u that leaves F 2 to reach a new vertex in F 1 sharing exactly n − d facets with v. Hence, there always exists a vertex sharing n − d facets with v that is incident to precisely one of F 1 and F 2 . Without loss of generality we will assume u ∈ F 1 and u / ∈ F 2 . There exists an edge incident to u that leaves F 1 and intersects some facet G of P at a vertex w. Recall that u ∈ F , so since the edge between u and w does not leave F , we also have w ∈ F . As seen in the proof of Lemma 8, w shares exactly n − d facets with v in P . Hence, if G is not F 2 , it holds that w is a vertex in F belonging to neither F 1 nor F 2 , and we again obtain the above contradiction. Thus, we may assume G = F 2 and therefore w ∈ F 2 .
Since v shares exactly n − d facets with w in the (n, d)-parallelotope P , the face P wv must be a d-parallelotope. Because w / ∈ F 1 , the edge e 1 incident to v is contained in P wv . Furthermore, since w ∈ F while v / ∈ F , it holds that P wv ∩ F is a facet of P uv . Note that in a parallelotope, the only edges that are not parallel to a given facet must intersect that facet. The edge e 1 is not parallel to F , so it must not be parallel to any of its lower dimensional faces. Thus, e 1 is not parallel to the facet P wv ∩ F of P wv , implying that e 1 intersects P wv ∩ F . This yields z 1 ∈ F .
Similarly, if we consider the edge e 2 in the d-parallelotope P uv , we see also that z 2 ∈ F . However, this would imply that b
Theorems 3 and 4 now follow directly from Lemmas 6, 8 and 9. If all edge walks are circuit walks in a non-degenerate polytope, then the opposite inner cone condition must be satisfied, implying that the polytope is an (n, d)-parallelotope. Conversely, any nondegenerate polytope that satisfies the symmetric inner cone must be an (n, d)-parallelotope, which then implies that all circuit walks are edge walks if the polytope is given by a minimal representation.
Fixed-size Partition Polytopes
Recall that the characterization in Theorem 4 is restricted to non-degenerate polytopes. Thus, polytopes in which all circuit walks are edge walks are not limited to the described structure, if we allow for degeneracy. We close the discussion with a class of (highly) degenerate polytopes that are relevant in practice, and for which all circuits walks are edge walks.
As a special class of transportation polytopes introduced in [5] , the fixed-size partition polytope P P (κ) is associated with the partitioning of a set X = {x 1 , ..., x n } of items into clusters C 1 , ..., C k where each cluster C i has prescribed size κ i ∈ Z + . Note that the wellknown Birkhoff polytope is an instance of this polytope for k = n and κ i = 1 for i = 1, ..., n. Furthermore, it is equivalent to the bounded-size partition polytope P P (κ ± ) of Section 3.4 if we let κ − i = κ + i for i = 1, ..., k. However, we show here that P P (κ) is more restrictive than P P (κ ± ) in regard to its circuit walk behavior. For i = 1, ..., k and j = 1, ..., n, let y ij be a binary variable indicating whether or not item x j is assigned to cluster C i . Then P P (κ) is the 0/1-polytope defined by the following system of constraints: Since the constraint matrix defining the polytope is totally unimodular and the right-hand sides are integral, the vertices of P P (κ) indeed consist of all feasible clustering assignments y ∈ {0, 1} kn . As in Section 3.4, given two such assignments y 1 , y 2 , the clustering difference graph CDG(y 1 , y 2 ) from y 1 to y 2 is the directed graph with nodes c 1 , ..., c k where the edge (c i , c j ) with label x is included if and only if y 1 i = y 2 j = 1 with i = j. Hence, CDG(y 1 , y 2 ) gives all single-item transfers necessary to transform the clustering assignment of y 1 into that of y 2 . Since the sizes of all clusters are fixed, it holds that CDG(y 1 , y 2 ) decomposes into directed cycles. It is shown in [5] that y 1 and y 2 are adjacent in P P (κ) if and only if CDG(y 1 , y 2 ) consists of a single directed cycle. This characterization of edges allows for useful bounds on the combinatorial diameter of P P (κ).
Let us examine the circuits of P P (κ). Since the polytope is defined by a totally unimodular matrix, a circuit g of P P (κ) satisfies g ∈ {0, 1, −1}
kn by Lemma 1. Also, since g satisfies k i=1 g ij = 0 for j = 1, ..., n, we see that g describes a set of transfers of items among the clusters. Furthermore, we have n j=1 g ij = 0 for i = 1, ..., k, so the transfers described by g do not change the size of any cluster. Thus, g describes some set of cyclical exchanges among the clusters. However, g must also be support-minimal over all such sets of exchanges, which holds if and only if g describes a single cyclical exchange of items.
We now see that all circuit walks in P P (κ) are edge walks. If y 1 is a vertex of P P (κ) and g is a feasible circuit direction at y, taking a maximal step in the direction of g corresponds to applying a single cyclical exchange of items among the clusters. Hence, the resulting clustering assignment y 2 yields a clustering difference graph CDG(y 1 , y 2 ) consisting of a single cycle, implying that y 1 and y 2 indeed share an edge in P P (κ). Note, however, that P P (κ) is a highly degenerate polytope. Hence, its structure is not limited to (n, d)-parallelotopes.
